PIC24F08KL301-I/SS【PDF 161/260 页】IC MCU 16BIT 8KB FLASH 20-SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3882

157页 158页 159页 160页 [161页]162页 163页 164页 165页

CHAPTER 8 8-BIT TIMER/EVENT COUNTERS 2 TO 5

User’s Manual U15905EJ2V1UD

241

(1) 8-bit timer counters 2 to 5 (TM2 to TM5)

The TMn register is an 8-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

TM2 and TM3, and TM4 and TM5 can be used as 16-bit timers when they are connected in cascade. When

these timers are used as 16-bit timers, their values can be read by using a 16-bit memory manipulation

instruction. However, because these registers are connected by an internal 8-bit bus, the TMm register and

TMm+1 register must be read divided into two times. Therefore, read these registers twice and compare the

values, taking into consideration that the reading occurs during a count change.

In the following cases, the count value becomes 00H.

After reset

When the TMCEn bit of 8-bit timer mode control register n (TMCn) is cleared

TMn register and CRn register match in the mode in which clear & start occurs on a match between the TMn

Caution

When connected in cascade, these registers become 00H even when the TCEm bit in the

lowest timer (TMm) is cleared.

Remark

n = 2 to 5

m = 2, 4

(2) 8-bit timer compare registers 2 to 5 (CR2 to CR5)

The CRn register can be read and written in 8-bit units.

In a mode other than the PWM mode, the value set to the CRn register is always compared to the count value

of 8-bit counter n (TMn), and if the two values match, an interrupt request signal (INTTMn) is generated.

In the PWM mode, TMn register overflow causes the TOn pin output to change to the active level, and when

the values of the TMn register and the CRn register match, the TOn pin output changes to the inactive level.

The value of the CRn register can be set in the range of 00H to FFH.

When TM2 and TM3, and TM4 and TM5 are connected in cascade as 16-bit timers, the CRm register and

CRm+1 register function as 16-bit timer compare registers 23 and 45 (CR23 and CR45). The counter value

and register value are compared in 16-bit lengths, and if they match, an interrupt request (INTTMm) is

generated.

Cautions 1. In the mode in which clear & start occurs upon a match of the TMn register and CRn

register (TMCn6 =0), do not write a different value to the CRn register during the count

operation.

2. In the PWM mode, set the CRn register rewrite interval to three or more count clocks

(clock selected with timer clock selection register n (TCLn)).

3. Before changing the value of the CRn register when using a cascade connection, be sure

to stop the timer operation.

Remark

n = 2 to 5

m = 2, 4

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式